## Notice of References Cited Application/Control No. 10/041,109 Examiner A. M. Thompson Applicant(s)/Patent Under Reexamination GU ET AL. Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Ε	US-			
	F	US-			
	G	US-			
	Н	US-			
	_	US-			
	7	US-			
	К	US-			
	L	US-			
	М	US-			

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	2					
	0		:			
	Ъ	,			•	
	ø					·
	R				-	
	s					
	T					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	٦	J. Koehl et al., A Flat, Timing-Driven Design System for a High-Performance CMOS Processor Chipset, Proceedings of the Conference on Design, Automation and Test in Europe, pages 312-320, February 1998.				
	>	M. Cogswell et al., Test Structure Verification of Logical BIST: Problems and Solutions, Proceedings of the ITC International Test Conference, pages 123-130, October 2000.				
	>					
	x					

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.